

# Recently Ratified Extensions

If you are looking for documentation on a recently ratified extension that has not yet been merged into the published specifications listed on the [RISC-V Specifications page](#), check the table below. These extensions are completely ratified by RISC-V and will be merged into the final specifications in the coming months.

Specification name	Ratification date	New extension(s)
<a href="#">Zmmul Extension</a>	June 2022	Zmmul
<a href="#">PMP Enhancements for memory access and execution prevention on Machine mode (Smepmp)</a>	November 2021	Smepmp
<a href="#">RISC-V Base Cache Management Operation ISA Extensions</a>	November 2021	Zicbom, Zicbop, Zicboz
<a href="#">RISC-V Bit-Manipulation ISA-extensions</a>	November 2021	Zba, Zbb, Zbc, Zbs
<a href="#">RISC-V Count Overflow and Mode-Based Filtering Extension</a>	November 2021	Sscopmf
<a href="#">RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions</a>	November 2021	Zbkb, Zbkc, Zbkx, Zknd, Zkne, Zknh, Zksed, Zksh, Zkn, Zks, Zkt, Zk, Zkr
<a href="#">RISC-V State Enable Extension</a>	November 2021	Smstateen
<a href="#">RISC-V "stimecmp / vstimecmp" Extension</a>	November 2021	Sstc
<a href="#">RISC-V Vector Extension</a>	November 2021	Zve32x, Zve32f, Zve64x, Zve64f, Zve64d, Zve, Zvl32b, Zvl64b, Zvl128b, Zvl256b, Zvl512b, Zvl1024b, Zvl, Zv
<a href="#">The RISC-V Instruction Set Manual Volume II: Privileged Architecture</a>	November 2021	Sm1p12, Ss1p12, Sv57, Hypervisor, Svinval, Svnapot, Svpbmt
<a href="#">"Zfh" and "Zfhmin" Standard Extensions for Half-Precision Floating-Point</a>	November 2021	Zfh, Zfhmin
<a href="#">"Zfinx", "Zdinx", "Zhinx", "Zhinxmin": Standard Extensions for Floating-Point in Integer Registers</a>	November 2021	Zfinx, Zdinx, Zhinx, Zhinxmin