Date: Thu, 28 Mar 2024 14:16:04 +0000 (UTC) Message-ID: <1330504214.303.1711635364638@64418e181c0b> Subject: Exported From Confluence MIME-Version: 1.0 Content-Type: multipart/related; boundary="----=_Part_302_1254528619.1711635364637" ------=_Part_302_1254528619.1711635364637 Content-Type: text/html; charset=UTF-8 Content-Transfer-Encoding: quoted-printable Content-Location: file:///C:/exported.html
This= page gives an overview of upstream projects. If you miss information or fi= nd mistakes, please edit.
NuttX RTOS has a weaker sense of maintainership than many open-source proj=
ects. However, the primary contributors are:
FreeBSD has a weaker sense of maintainership than many open-source proje= cts. However, the primary contributors are:
FreeBSD major releases are approximately every two years, with minor rel= eases every year and interim security patches as needed.
Previous releases:
RV64G is supported for several popular hardware, emulated and FPGA-based= platforms as a Tier 2 platform. Various feature additions and performance = optimisation opportunities exist. See the upstream wiki page linked above f= or more details.
RISC-V support has been merged in F= reeRTOS. A couple of boards is directly supported.= p>
Haiku has been ported to RISC-V: https://www.haiku-os.org/blog/kallisti5/2021-11-07_booting= _our_risc-v_images/
There is an initial port of Hubris to the Freedom E310 core on a Sparkfu= n RED-V board: https://github.com/oxideco= mputer/hubris/discussions/365
Note from Cliff:
> In general, Hubris was originally designed with the intent of movin= g to RISC-V eventually, which is part of why we're so register-foc= used in the calling convention.
Illumos has been ported to the Allwinner D1: https://github.com/n-hys/illumos-gate/wiki/Allwinner-D1-Nezha=
The Linux kernel has been merged mainli= ne in the 4.15 merge window in November 2017.
Since then a range of Distributions have RISC-V ports. E.g.:
RISC-V Statu= s
The Linux kernel supports RV64G as well as RV32G.
There is an Oberon port for RISC-V, e.g., for the Bouffalo Lab BL808: http://oberon.wikidot.com/project-oberon-v
Work is in progress adding the port, with the first commit made on 23rd = April 2021.
Plan 9 ports exist; see also: https://ntnuopen.ntnu= .no/ntnu-xmlui/bitstream/handle/11250/2902876/no.ntnu:inspera:74730513:3154= 1262.pdf?sequence=3D1
There are multiple RISC-V ports of xv6 (https:/= /pdos.csail.mit.edu/6.828/2022/xv6.html).
RISC-V support has been present in the Zephyr RTOS since:= p>
As of February 2023, dozens of physical (non-emulated) targets are= supported in Zephyr.