RISC-V International
Page History
Submissions of extensions to the Unpriv and Priv ICs for official Architecture Review and for Opcode/CSR Assignment Review (and official allocation) should be emailed to tech-opcode-and-consistency-review. A row for your submission must also be added to the bottom of the Arch Review Status table below, and please fill in all fields except for the Status/ETA field.
Arch Review Status Table
| Extension Name | Included Extensions (e.g. Zkr, Zbk[bcx], ...) | Submitting TG | Contact(s) name and email (Chair, Vice-chair, Architect, Editor, etc.) | Status | Status Date | projected completion date | Comments/blockers/next steps |
|---|---|---|---|---|---|---|---|
| Priv-related fast-track extensions | Smdisc, Sstc, Sscofpmf, Smstateen | Fast track | Greg Favor (gfavor@ventanamicro.com) | Submitted | Various | Next up | Full review |
| Virt-mem extensions for Priv 1.12 | Svinval, Svnapot, Svpbmt | Virt-mem | Daniel Lustig (dlustig@nvidia.com) | Submitted | 28 July 2021 | Full review | |
| Pointer Masking | Zjpm | J | Martin Maas (mmaas@google.com) | Submitted | 23 July 2021 | Full review | |
| Debug 1.0 | Debug | Debug | Tim Newsome (tim@sifive.com) | Submitted | 29 June 2021 | Full review of just ISA chapters (i.e. 1, 2, 4, 5) |
Martin Maas (mmaas@google.com)
Adam Zabrocki (azabrocki@nvidia.com)
| Packed SIMD | Zpsfoperand, Zprvsfextra, Zpn, Zbp[??] | P | Chuanhua Chang (chchang@andestech.com) | Submitted | 24 June 2021 | Full review |
In addition to the extension spec, please submit information about the PoCs and about utility/efficiency (although we don't need all the gory detail - a paragraph or so for each can be fine). For items considered to not be consequential, a sentence or so explaining why should suffice.
...
Overview
Content Tools