RISC-V International

Page tree
Skip to end of metadata
Go to start of metadata

Table of Contents

Overview

The RISC-V specification process is governed by the Ratification Policy and more concisely articulated in the Specification Lifecycle and Milestone Definitions presentation.  To help Task Group Chairs, Vice-chairs, and specification authors navigate this process, the RISC-V Lifecycle Guide has a whole section on "Specification Lifecycle" with an introductory section describing the process and subsections for each milestone that include step-by-step descriptions of the process.

This page serves as the starting point for understanding the status of specifications currently being developed by RISC-V.  This status is best represented as progress toward the key Specification Milestones (Plan, Freeze, and Ratification-ready) which are obtained sequentially.  Specific status for the relevant status columns is detailed in the Status Key section below.  The chairs and vice-chairs of Task Groups, specification authors, and Horizontal and ISA Committee chairs and vice-chairs jointly own ensuring their specifications are listed below and reflect accurate status.

In-process specifications are grouped below into two tables based on whether they impact the RISC-V ISA (In-process ISA Specifications) or not (In-process Non-ISA Specifications).  Items should have links to their respective specification repo (), Ratification Plan() if not a Fast-track item, and an Acceptance Criteria Status checklist (). 

Status of active votes by TSC and Committee Chairs can be found on the RISC-V Vote Status wiki page.

Completed specifications are tracked at the bottom of the page.

This dashboard does NOT intend to showed details status (that's available in the status checklist for the specification, ), but rather the general status in the journey to ratification. 

NOTE: This page is managed by the RISC-V staff with assistance from each specification owner. To get updates to this page or for questions, contact help@riscv.org.

In-process ISA Specification Status

Ratification Package 

: Project repo
: Plan doc
: Status chklist

extensions included


Task group approved by TSC date or Fast Track approved by AR dateSpecification State****Fast TrackPriv / UnprivCommittee (Owner)Task GroupPlan Milestone Target DateFreeze Milestone Target DateRatification Milestone Target DatePlan
Milestone Next Step*
Freeze
Milestone Next Step**
Ratification
Milestone Next Step***
Last UpdatedNotesIn RVA2023 profile as mandatory or supported optional

Advanced Interrupt Architecture (AIA)

  

Smaia, Ssaia

 

Public Review CompleteNPPriv IC
(John Hauser, Anup Patel)
AIA1Q'22Q4'22

Q1'23

complete

complete

committee chair approval

  • Blanket waivers
  • Public review ended Dec. 24
y

Bfloat16



Plan CompleteYU

Unpriv IC

(Ken Dockser)
N/AN/AQ1'23
N/Aacceptance criteria complete

 



Cache and Memory Controller QoS Register Interface (CMQRI)
  

Ssqosid

 

Plan CompleteNP

SOC Infrastructure HC (Eric Shiu, Ambika Krishnamoorthy)

CMQRI4Q'22Q2'23Q3'23completeacceptance criteria complete

 



Zca, Zcb, Zcd, Zcf, Zcmp, Zcmt2021FrozenNU

Unpriv IC

(Tariq Kurd)
Code Size ReductionN/AQ1'23Q1'23N/A - Grandfathered

complete

public review start

SAIL/ACT Waivers

ABI issues resolved.

SW PoC work remains.

n
Zicond

 

Plan CompleteYU

Unpriv IC
(Ved)

N/AQ1'23Q1'23Q2'23completeacceptance criteria complete



Zicntr, Zihpm

 

Public Review CompleteYUUnpriv IC
(Earl Killian)
N/AN/AQ4'22Q1'23N/A

complete

committee chair approval


Review ended Dec. 23y

Debug

  

Sdext, Sdtrig2020Plan Complete

N

PPriv IC
(Tim Newsome)
Debug TGQ1'23Q2'23Q3'23complete

acceptance criteria complete

start


n
Smclic2020Plan CompleteNPPriv IC
(Dan Smathers)
Fast InterruptsN/AQ3'23
N/A

spec development - stable

start


n
Svadu

 

Plan  CompleteYPPriv IC
(Ved)
N/AN/AQ1'23Q1'23N/A

acceptance criteria complete


start



"May Be Ops" (for CFI, etc.) 

Zimop

 

StableYUUnpriv IC
(Andrew Waterman)
N/AN/AQ1'23
N/A

AR approval

start

  • Need github spec
  • Andrew re-visiting design in context of CFI proposals.
n
Zihintntl

 

Plan  CompleteYPPriv IC
(Andrew Waterman)
N/AN/AQ1'23
N/Acommittee chair approvalstart


y
Zbpbo, Zpn, Zpsfoperand, P

2020

NewNUUnpriv IC
(Kevin Chen)
Packed SIMD


start

start


start


n
Zjid2020StableNPPriv IC
(Martin Maas)
I/D ConsistencyN/AQ1'23
N/A - GrandfatheredAR approvalstart

Spec in slide form, needs to be translated into write-up.?
Zjpm2020StableNPPriv IC
(Martin Maas)
Pointer MaskingQ1'23Q1'23
completeAR approvalstart

Waivers requested for SAIL and ACT.?

Profiles

  

Shcounterenw, Shvstvala, Shtvala, Shvstvecd, Shvsatpa, Shgatpa, Sscounterenw, Ssstateen, Sstvala, Sstvecd, Sstvecv, Ssu64xl, Svade, Svbare, Za128rs, Za64rs, Ziccamoa, Ziccif, Zicclsm, Ziccrse, Zic64b

 

Public Review CompleteNUTSC
(Krste/Greg)
Profiles TGQ2'22Q4'22

Q1'23

complete

complete

 

committee chair approval


y

RAS Cause Code

Ssecorrupt
Plan  CompleteYUUnpriv IC
(Ved)
N/AQ1'23

N/Aacceptance criteria complete

 



Smrnmi

 

Plan  CompleteYPPriv IC
(Andrew Waterman)
N/AN/AQ1'23
N/Aacceptance criteria completestart


n

Misc. basic Scalar FP

Zfa

 

Plan  CompleteYUUnpriv IC
(Andrew Waterman)
N/AN/AQ4'22Q1'23N/Aacceptance criteria completestart


y

Shadow Stacks and Landing Pads

Zisslpcfi

 

Plan  CompleteN U + P

Unpriv IC + Priv IC

(George, Ved)

SS-LP-CFI Q4'22Q3'23Q3'23Completestartstart


n
Sspmp

 

NewNPSecurity HC
(Dong Du)
S-Mode Physical Memory ProtectionQ1'23Q3'23Q4'23N/AN/AN/A


n

Vector Crypto

  

Zvkb, Zvkg, Zvknha, Zvknhb, Zvkns,  Zvksed, Zvksh

 

StableNU

Unpriv IC
(Ken Dockser)

Cryptographic Extensions3Q'22Q4'22Q1'23CompleteAR Approvalstart

SAIL & ACT Waivery

Vector Crypto - all-rounds AES

  

Zvknf

 

StableNU

Unpriv IC
(Ken Dockser)

Cryptographic Extensions3Q'22TBD
CompleteAR Approvalstart

SAIL & ACT Waivern

Vector IEEE FP16 Min Support, Arithmetic

Zvfh, Zvfhmin

 

FrozenYUUnpriv IC
(Krste)
N/AN/AQ4'22Q1'23N/A

complete

Public Review complete

Blanket waiver

Public review ends 3/10.

y

In-process Non-ISA Specification Status

Ratification Package

: Project repo
: Plan doc
: Status chklist

Task group approved by TSC dateSpecification State****Committee (Owner)Task GroupPlan Milestone Target DateFreeze Milestone Target DateRatification Milestone Target DatePlan
Milestone next step*
Freeze
Milestone next step**

Ratification
Milestone next step

***

Last UpdatedNotes

Application Processor-Trusted Execution Environment (AP-TEE)

  

 

Plan CompleteSecurity HC
(Ravi Sahita, Guerney Hunt)
AP-TEEQ1'23Q2'23Q3'23review by chairs


Architectural Test Requirements

  

2020New

ISA  Infrastructure HC
(Allen Baum)

Architecture Test SIG??


review by chairs



IOMMU

  

 

Plan  CompleteSOC Infrastructure HC
(Ved Shanbhogue, Perrine Peresse)
IOMMU2Q'22Q1'23
completeAR approval


IOPMP

 

New

Security HC
(Paul Ku)

IOPMPQ1'23Q3'23Q4'23review by chairs


Nexus Trace

  

 

NewSOC Infrastructure HC
(Robert Chyla)
Nexus TraceQ1'23Q1'23Q2'23review by chairs

Plan milestone review  

OS-A SEE

 

NewPrivileged Software HC
(Aaron Durbin)
OS-A SEEQ2'23

build plan



Platform Runtime Services

 

New

Privileged Software HC
(Atish Patra & Sunil VL)
Platform Runtime Services







PLIC

  

2020TSC ApprovedPrivileged Software HC
(Abner Chang)


Q3'22Q4'22complete

complete

BoD approval


No waivers

RAS terms and definitions
 

 

NewSOC Infrastructure HC
(Dimitris Gizopoulos, Cameron McNairy)
RAS Terms and Defintions


build plan


RVV C Intrinsics

 

New

Applications & Tools HC
(eop Chen)

RISC-V Vector C Intrinsics


build plan


Security Model
  

 

NewSecurity HC
(Xueyang Terry Wang, Suresh Sugumar)
Security Model


plan review by chairs


Unified Discovery (Config)

  

 

NewPrivileged Software HC
(Irma Flores-Mendoza
Unified Discovery
Q3'22
plan review by chairs

 


Status Key

The following steps and associated next sequential steps for the milestones listed in the tables above may be parallelized at times, but are most simply thought of as a sequential set.  All previous steps are done.  For more details on each step,  see the RISC-V Lifecycle Guide section on "Specification Lifecycle" and it's specific subsections for each milestone, including step-by-step descriptions.

The usable Milestone next Steps are as follows:

* Plan Milestone next Steps:

  1. build plan
  2. review by chairs
  3. complete (nothing else to do)

** Freeze Milestone next step:

  1. start
  2. spec development - stable
  3. AR approval (ISA/SW AR)
  4. acceptance criteria complete (including waivers, ar approval)
  5. committee chair approval
  6. freeze
  7. complete (nothing else to do)

*** Ratification Milestone next step (don't start until freeze is complete):

  1. start
  2. send out for public review
  3. public review complete
  4. acceptance criteria complete 
  5. committee chair approval
  6. TSC approval
  7. BOD approval
  8. ratified
  9. complete (nothing else to do)


NOTE: Some Milestone next steps may be marked as "N/A" for "Not Applicable" with an explanation after a trailing "-".  For example, "N/A - Grandfathered" means that the step was skipped due to the fact that the process changed after the step would have been completed and it has been "Grandfathered" in (meaning accepted as N/A) as acceptable.


**** Specification State values:

  1. New
  2. Plan Complete
  3. Stable
  4. Frozen
  5. Public Review Started
  6. Public Review Complete
  7. TSC Approved
  8. Ratified


Previously Ratified Specifications

2023

ISA Specifications

Ratification Package 

: Project repo
: Plan doc
: Status chklist

extensions included


Task group approved by TSC dateSpecification State****Fast TrackPriv / UnprivCommittee (Owner)Task GroupPlan Milestone Target DateFreeze Milestone Target DateRatification Milestone Target DatePlan
Milestone Next Step*
Freeze
Milestone Next Step**
Ratification
Milestone Next Step***
Last UpdatedNotesIn RVA2023 profile as mandatory or supported optional
RV32E/RV64E

 

RatifiedYUUnpriv IC
(krste)
N/AN/AQ3'22Q4'22N/Acompletecomplete


n

Total Store Ordering

Ztso

 

RatifiedYUUnpriv IC
(Earl Killian)
N/AN/AQ3'22Q4'22N/A

complete

complete


?


Non-ISA Specifications

Ratification Package

: Project repo
: Plan doc
: Status chklist

Task group approved by TSC dateSpecification State****Committee (Owner)Task GroupPlan Milestone Target DateFreeze Milestone Target DateRatification Milestone Target DatePlan
Milestone next step*
Freeze
Milestone next step**

Ratification
Milestone next step

***

Last UpdatedNotes













2022

ISA Specifications

Ratification Package (Extension names)

: Project repo
: Plan doc
: Status chklist

Extension(s)Fast TrackPriv / UnprivCommittee (Owner)Task GroupPlan Milestone Target DateFreeze Milestone Target DateRatification Milestone Target DatePlan
Milestone Status*
Freeze
Milestone Status**
Ratification
Milestone Status***
Last UpdatedNotesIn RVA2023 profile as mandatory or supported optional
ZmmulYUUnpriv HC
(Allen Baum)


Q1'22Q2'22N/AFreeze Complete

 Ratification Complete


Unified Discovery Waiver
ZawrsYU

Unpriv HC
(Ved Shanbhogue)

N/A
Q2'22Q3'22N/A

complete

complete

11/7/22


y


Non-ISA Specifications

Specification

: Project repo
: Plan doc
: Status chklist

Committee
(Owner)
Task GroupPlan Milestone Target DateFreeze Milestone Target DateRatification Milestone Target DatePlan
Milestone Status*
Freeze
Milestone Status**
Ratification
Milestone Status***
Last UpdatedNotes

Efficient Trace (E-Trace)

  

SOC Infrastructure HC
(Gajinder Panesar)




Q2'22Plan CompleteFreeze Complete

Ratification Complete


  • No waivers
  • Needs copyright update

psABI

  

Privileged Software HC
(Kito Cheng, Jessica Clarke)

psABI
Q2'22Q3'22complete

complete

complete

11/7/22

No waivers

Supervisor Binary Interface (SBI)

  

Privileged Software HC
(Atish Patra)




Q2'22Plan CompleteFreeze Complete

Ratification Complete


No waivers

UEFI Protocol 

  

Privileged Software HC
(Sunil VL)



Q2'22Plan CompleteFreeze Complete

Ratification Complete


No waivers

2021

Ratification PackageFast TrackPriv UnprivExtension NamesOwnerArch ReviewStatus ChecklistPublic Review
Vector

N

UV, Zve32x, Zve32f, Zve64x, Zve64f, Zve64dKrsteCompleteCompleteY
Bit-ManipulationNUZba, Zbb, Zbc, ZbsKen / KrsteCompleteCompleteY
FP in INT regsNUZfinxTariqCompleteCompleteY
Half Width FPYU

Zfh, Zfhmin

AndrewCompleteCompleteY
ePMPNPSmepmpNickCompleteCompleteY
Crypto ScalarNUZbkb, Zbkc, Zbkx, Zknd, Zkne, Zknh, Zksed, Zksh, Zkn, Zks, Zkt, Zk, ZkrBenCompleteCompleteY
Priv 1.12NP

Sm1-12, Ss1-12, Sv57

GregCompleteCompleteY
CMO baseNPZicbom, Zicbop, ZicbozDavidKCompleteCompleteY
hypervisorNPHJohnHCompleteCompleteY
state enableYPSmstateenJohnHCompleteCompleteY

time cmp

YPSstcGregCompleteCompleteY
Count overflow & FilteringYPSscofmpfGregCompleteCompleteY
Fast TLB invalidationNPSvinval

Dan

CompleteCompleteY
NAPOT pagesNPSvnapotDanCompleteCompleteY
Page-based memory typesNPSvpbmtDanCompleteCompleteY
Pause HintYUZihintpauseGregCompleteCompleteY
  • No labels